Simulator Test Tools Speed Circuit Design

Description: A zero-crossing detector converts an input sine wave (Vin) into a square wave, which, when high, charges an op-amp integrator. A reference-input square wave subsequently discharges the integrator. The output voltage of the integrator at the end of this charge/discharge cycle reflects the difference between the input and reference signal periods. This level can be captured by comparators and an output latch. Enhancements were made to the basic design due to identified issues prior to simulation and construction. A shortcoming in the marketing specifications noted the absence of an update rate, which was crucial for user experience. The envisioned output was a series of LEDs connected to the output latch. An update rate of 440 Hz, occurring once per half-cycle, would not be beneficial for users, as the human ear perceives sound-wave variations slower than approximately 12 to 20 Hz as beats rather than pitch. Therefore, an update rate faster than 20 Hz was deemed unnecessary. The decision was made to drive the integrator for a duration corresponding to several input and reference cycles, with eight cycles initially considered. The cycle count was reduced to seven, reserving the eighth bit of the 74HC164 8-bit serial-in, parallel-out shift registers for resetting the integrator after each measurement. However, due to reliability issues with the integrator reset during worst-case phase relationships in the breadboard version, an additional cycle was allocated for circuit reset. This adjustment raised concerns regarding the accuracy demands on the comparator-based level detectors. The refresh rate was set at six cycles, which would yield a refresh rate of 55 Hz at A440, exceeding the necessary speed while potentially allowing for a lower reference frequency. Further evaluation of the update rates was postponed pending focus group feedback. The schematic was captured from notes and block diagrams using the ICAP/4 SpiceNet schematic-capture program, which, despite lacking advanced features, facilitated quick component population and wiring. Initial simulation efforts encountered errors, particularly with a 74HCT14 Schmitt-trigger inverter connected to analog and digital components, resulting in persistent error messages. Temporary solutions involved using '04 inverters instead of Schmitt-trigger versions while awaiting further assistance.

The zero-crossing detector circuit is designed to convert an input sine wave into a square wave, facilitating the measurement of differences between input and reference signals. The operation begins with the zero-crossing detector, which detects the points where the sine wave crosses the zero voltage level, generating a square wave output. This square wave is then used to charge an operational amplifier integrator, which integrates the input signal over a specified duration.

The reference square wave, which operates at a predetermined frequency, provides a discharge mechanism for the integrator. The output voltage from the integrator at the end of the charge/discharge cycle represents the difference in time between the input and reference signal periods. This output is captured by comparators that analyze the voltage level and determine whether it exceeds certain thresholds, thus facilitating digital processing of the analog signal.

Enhancements to the original design were made to address issues related to update rates and user experience. The update rate was a critical factor in ensuring the output, represented by a series of LEDs, was perceptible and useful. The decision to implement an update rate that exceeds 20 Hz was based on auditory perception principles, ensuring that the output would be effectively communicated to users.

The integration process was optimized by selecting an appropriate number of cycles for measurement, balancing the need for accuracy with the practical limitations of the components used. The 74HC164 shift registers were utilized for their capability to manage multiple bits of data, with careful consideration given to the reset mechanism to ensure reliable operation of the integrator.

The schematic was meticulously developed from preliminary notes and diagrams, employing the ICAP/4 SpiceNet program to facilitate the design process. Initial simulation tests highlighted challenges with component compatibility, particularly with the Schmitt-trigger inverter. These issues necessitated a temporary workaround while further investigation into the circuit's behavior was conducted. The overall design approach emphasizes a balance between theoretical considerations and practical implementation, ensuring the final product meets the desired specifications and user requirements.A zero-crossing detector would convert an input sine wave (Vin) to a square wave, which when high would charge an op-amp integrator. Subsequently, a reference-input square wave would discharge the integrator. The integrator output voltage at the conclusion of this charge/discharge cycle would represent the difference between the input- and reference-signal periods.

This level could be captured by comparators and an output latch (Fig. 3). I made several enhancements to my basic design, because of problems I identified before putting cursor to screen and because of problems I encountered during circuit simulation as well as construction. First, I identified a shortcoming in the marketing spec ”it failed to provide an update rate. I envisioned the output being a string of LEDs that would connect to the Figure 3 output latch. A once-per-half-cycle update at 440 Hz would obviously not be useful to the user. Because the human ear does not detect sound-wave variations slower than about 12 to 20 Hz as pitch (they`re apprehended as beats), I reasoned that an update rate faster than about 20 Hz would be unnecessary.

Consequently, I decided to drive the integrator for a period corresponding to several input and reference cycles. Eight cycles came to mind, as I had on hand a couple of 74HC164 8-bit serial-in, parallel-out shift registers.

I initially reduced the cycle count to seven, reserving the shift registers` eighth bit for resetting the integrator to zero after each measurement. This approach worked fine in the simulation, but the integrator did not seem to reliably reset within the allotted time at worst-case reference-to-input phase relationships in my breadboarded version, so I allocated an additional cycle for circuit reset.

I realized that reducing the number of cycles over which the integrator operated would place more stringent accuracy demands on the comparator-based level detectors in Figure 3. I was still pretty fuzzy on what a meaningful refresh rate would be anyway, and might find myself adding additional shift registers, so an initial choice of six cycles seemed as good as seven or eight.

Further, I could see that the simulator would be of little help in this regard; I would ultimately have to put my marketing cap on and convene a focus group to evaluate the working prototype`s user interface. The ICAP/4 library doesn`t include focus-group models. My eight-cycle approach ”six for measurement and two for reset ”would provide a refresh rate of 55 Hz at A440 ”higher than necessary, yet high enough to possibly extend the allowable reference frequency down at least one octave.

I tabled further consideration of update rates pending focus-group results. My next step was to capture the schematic from the notes and block diagrams I had jotted down. ICAP/4`s SpiceNet schematic-capture program, although it lacks features like rubber-banding that you`ll find in dedicated schematic programs, was easy to use, and I was able to populate my screen with components and wire them up quickly. My first effort at simulation was another matter altogether. I set up the reference voltage as 440 Hz and the input as 445 Hz and expected to see the results shown at the right-hand side of Figure 3: The Above_quartertone_high testpoint remaining low with the other three transitioning high at the end of the measurement period.

Instead, I was inundated with error messages, including Node 15 can`t be analog and digital!  That message continues to stump me; it occurs whenever I connect a 74HCT14 Schmitt-trigger inverter to analog or other digital CMOS parts. I`ve referred this problem to the factory and meanwhile am using `04 inverters instead of the Schmitt-trigger versions, although the latter seem perfectly happy to promiscuously connect to non-Schmitt-trigger parts in the real world.

I then began breadboardi