Frequency Divider
Description: This circuit will divide the frequency of a TTL compatible square wave signal by a factor from 0 to 999. The circuit comprises three decade counters IC1 to IC3 and a few NAND gates. The three 7490s are cascaded and count the input signal. When the desired count is reached, all the inputs of IC4 become high, so the output goes low. This triggers the monostable consisting of IC5B and IC5C, which provides a short output pulse. The output of IC5A goes high, resetting the three counters and the count then begins again. To program the counter, it is first necessary to work out the binary coded decimal (BCD) equivalent of the required division ratio. In the example shown, the division ratio is 569. The unused inputs of IC4 are connected to +5V via a 1K resistor. Note that the circuit will not divide by 777, since this would require 9 inputs to IC4 and only 8 are available.
The described frequency divider circuit utilizes three 7490 decade counters (IC1, IC2, and IC3) configured in a cascading arrangement to achieve a division ratio of up to 999. Each 7490 counter is capable of counting from 0 to 9, and when cascaded, they effectively form a binary coded decimal (BCD) counter. The input signal, a TTL compatible square wave, is fed into the first counter (IC1), which increments its count with each pulse. As the count progresses through the three counters, the total count is represented in BCD format.
Once the cumulative count reaches the predetermined division ratio, all outputs of the fourth integrated circuit (IC4), which is a 7430 NAND gate, will transition to a high state. This state change causes the output of IC4 to drop low, which serves as a trigger for the monostable multivibrator formed by IC5B and IC5C. The output pulse generated by this monostable multivibrator is short, effectively resetting the counters by driving the output of IC5A high. This reset allows the counting process to restart, enabling continuous frequency division.
To program the circuit for a specific division ratio, the BCD equivalent of the desired ratio must be calculated and set on the inputs of the counters. For instance, a division ratio of 569 would require the BCD representation of 5 (0101), 6 (0110), and 9 (1001) to be applied to the corresponding inputs of the counters. It is important to note that not all division ratios are feasible; for example, a division ratio of 777 cannot be achieved with this configuration due to the limitation of only having 8 inputs available for IC4.
The circuit also includes passive components such as a 680-ohm resistor (R1) and a 100 pF ceramic capacitor (C1) for timing and stability purposes, along with a 1 kΩ resistor connected to the unused inputs of IC4 to pull them to a high state (5V). This ensures that the circuit operates correctly within the specified voltage levels for TTL logic.This circuit will divide the frequency of a TTL compatible square wave signal by a factor from 0 to 999. The circuit comprises three decade counters IC1 to IC3 and a few NAND gates. The three 7490?s are cascaded and count is the input signal. When the desired and count reached all the inputs of IC4 become high, so the output goes low. This triggers the monostable consisting of IC5B and IC5C, which provides a sort output pulse. The output of IC5A goes high, resetting the three counters and the count then begins again. To program the counter it is first necessary to work out the binary coded decimal (BCD) equivalent of the required division ratio.
In the example shown the division ratio is 569. The unused inputs of IC4 are connected to +5V via a 1K resistor. Note that the circuit will not divide by 777, since this would require 9 inputs to IC4 and only 8 are available. R1=680 ohms C1=100pF ceramic IC4=7430 R2=1 Kohms IC1-2-3=7490 IC5=7400
The described frequency divider circuit utilizes three 7490 decade counters (IC1, IC2, and IC3) configured in a cascading arrangement to achieve a division ratio of up to 999. Each 7490 counter is capable of counting from 0 to 9, and when cascaded, they effectively form a binary coded decimal (BCD) counter. The input signal, a TTL compatible square wave, is fed into the first counter (IC1), which increments its count with each pulse. As the count progresses through the three counters, the total count is represented in BCD format.
Once the cumulative count reaches the predetermined division ratio, all outputs of the fourth integrated circuit (IC4), which is a 7430 NAND gate, will transition to a high state. This state change causes the output of IC4 to drop low, which serves as a trigger for the monostable multivibrator formed by IC5B and IC5C. The output pulse generated by this monostable multivibrator is short, effectively resetting the counters by driving the output of IC5A high. This reset allows the counting process to restart, enabling continuous frequency division.
To program the circuit for a specific division ratio, the BCD equivalent of the desired ratio must be calculated and set on the inputs of the counters. For instance, a division ratio of 569 would require the BCD representation of 5 (0101), 6 (0110), and 9 (1001) to be applied to the corresponding inputs of the counters. It is important to note that not all division ratios are feasible; for example, a division ratio of 777 cannot be achieved with this configuration due to the limitation of only having 8 inputs available for IC4.
The circuit also includes passive components such as a 680-ohm resistor (R1) and a 100 pF ceramic capacitor (C1) for timing and stability purposes, along with a 1 kΩ resistor connected to the unused inputs of IC4 to pull them to a high state (5V). This ensures that the circuit operates correctly within the specified voltage levels for TTL logic.This circuit will divide the frequency of a TTL compatible square wave signal by a factor from 0 to 999. The circuit comprises three decade counters IC1 to IC3 and a few NAND gates. The three 7490?s are cascaded and count is the input signal. When the desired and count reached all the inputs of IC4 become high, so the output goes low. This triggers the monostable consisting of IC5B and IC5C, which provides a sort output pulse. The output of IC5A goes high, resetting the three counters and the count then begins again. To program the counter it is first necessary to work out the binary coded decimal (BCD) equivalent of the required division ratio.
In the example shown the division ratio is 569. The unused inputs of IC4 are connected to +5V via a 1K resistor. Note that the circuit will not divide by 777, since this would require 9 inputs to IC4 and only 8 are available. R1=680 ohms C1=100pF ceramic IC4=7430 R2=1 Kohms IC1-2-3=7490 IC5=7400
Gated pulse descrambler
This circuit includes an amplifier and a video detector along with a secondary subcarrier detector for synchronization recovery. A pulse-former circuit modulates the gain of the main channel, enhancing it during synchronization intervals. Additionally, there is a provision for subcarrier...
TTL oscillator
TTL inverter stages, U1 and U2, are cross-connected with a crystal Y1. A resistor in each stage biases the normally digital gates into a region where they operate as amplifiers. Inverter stage U3 is used as a buffer.
The circuit consists...
Square wave oscillator
This generator operates at frequencies exceeding 100 kHz. The lower frequency limit is determined by capacitor Cl. Additionally, the frequency remains constant for supply voltages down to +5 V.
The generator described is a versatile electronic oscillator capable of producing high-frequency...
LOW frequency square wave oscillator circuit
A simple circuit that can generate an inverted square wave similar to the one used by the inventor on his function generator.
To construct a circuit that produces an inverted square wave, a basic approach involves using a 555 timer IC...
ACC FC-1 Remote Base Interface circuit
All of ACC's repeater and remote base products support the control of synthesized remote base transceivers. One form of frequency control supported is compatible with transceivers using thumbwheel frequency selection. The controllers supply BCD (binary coded decimal) formatted data in...
Simple Square wave Generator
This simple circuit generates a good and stable 1V peak-to-peak square wave at 100Hz, 1KHz and 10KHz using a single 1.5V cell as power supply. An useful feature of this circuit is that frequency changes can be obtained by switching...
Square wave oscillator as wire tracer
The tracer operates by introducing a square-wave signal into the line being traced. This square wave contains multiple harmonics. A small radio positioned near a wire carrying this signal will produce a buzzing sound. Thus, the radio serves as a...
Rounding Off a square wave
To "round" your square wave, you need to integrate it twice; once to produce a triangular wave, and a second time to produce a parabolic waveform. A parabolic wave looks pretty much sinusoidal. You can do this passively using a...
Monostable multivibrator
In a monostable multivibrator, one state is stable and permanent, while the other is temporary and quasi-stable. When an external trigger pulse is applied at the appropriate moment, the multivibrator transitions from the stable state to the quasi-stable state. It...