Commodore 64 I/O ROM Expansion Port
#Commodore 64
#ROM
#I/O expansion
#PLA
#KERNAL
#BASIC
#character generator
#memory mapping
#retro computing
#hardware interface
Description: The output F1 pin 17 of the PLA U17 goes low when the BASIC ROM is selected. The KERNAL ROM resides at locations $E000 - $FFFF. The output F2 pin 16 of the PLA U17 goes low when the KERNAL ROM is selected. The CHARACTER GENERATOR ROM resides at locations $D000 - $DFFF. The output F3 pin 15 of the PLA U17 goes low when the Character Generator ROM is selected. The expansion port is an extension of the microprocessor address, data, and control bus. ROML decodes addresses $8000 - $9FFF, and ROMH decodes addresses $E000 - $FFFF. These are outputs from the PLA used to select the cartridge inserted in the expansion port. I/O 1 input from U15 decodes addresses $DE00 - $DEFF. I/O 2 output from U15 decodes addresses $DF00 - $DFFF.
The Programmable Logic Array (PLA) U17 plays a crucial role in the address decoding and selection of various ROMs within the system. The outputs from the PLA are specifically designed to indicate when certain ROMs are active based on the address ranges being accessed by the microprocessor.
When the BASIC ROM is selected, the output at F1 pin 17 transitions to a low state. This indicates that the microprocessor is currently accessing the BASIC ROM, which is mapped to memory locations ranging from $A000 to $BFFF. The KERNAL ROM, which contains essential system routines, is accessed when the F2 pin 16 goes low, indicating that the microprocessor is addressing memory locations from $E000 to $FFFF.
The CHARACTER GENERATOR ROM, responsible for generating the character set displayed on the screen, is selected when the F3 pin 15 goes low. This ROM is mapped to the address range of $D000 to $DFFF.
In addition to ROM selection, the expansion port serves as an interface for additional peripherals and cartridges, extending the microprocessor's address, data, and control bus. The ROML and ROMH outputs from the PLA are critical in decoding the address ranges for the ROMs. ROML is responsible for addresses $8000 to $9FFF, while ROMH handles addresses $E000 to $FFFF, facilitating the selection of cartridges inserted into the expansion port.
Furthermore, I/O operations are managed through the U15 component. The I/O 1 input from U15 decodes addresses within the range of $DE00 to $DEFF, while the I/O 2 output from U15 decodes addresses from $DF00 to $DFFF. This structure allows for effective communication between the microprocessor and various I/O devices, ensuring that the system operates efficiently and effectively. The design and functionality of the PLA and associated components are integral to the overall performance and capability of the electronic system.The output F1 pin 17 of the PLA U17 goes "low" when the BASIC ROM is selected. The KERNAL ROM resides at locations $E000 - $FFFF. The output F2 pin 16 of the PLA U17 goes "low" when the KERNAL ROM is selected. The CHARACTER GENERATOR ROM resides at locations $D000 - $DFFF. The output F3 pin 15 of the P LA U17 goes "low" when the Character Generator ROM is selected. The expansion port is an extension of the microprocessor address, data, and control bus. ROML decodes addresses $8000 - $9FFF, and ROMH decodes addresses $E000 - $FFFF. These are outputs from the PLA used to select the catridge inserted in the expansion port. I/O 1 input from U15 decodes addresses $DE00 - $DEFF. I/O 2 output from U15 decodes addresses $DF00 - $DFFF.
The Programmable Logic Array (PLA) U17 plays a crucial role in the address decoding and selection of various ROMs within the system. The outputs from the PLA are specifically designed to indicate when certain ROMs are active based on the address ranges being accessed by the microprocessor.
When the BASIC ROM is selected, the output at F1 pin 17 transitions to a low state. This indicates that the microprocessor is currently accessing the BASIC ROM, which is mapped to memory locations ranging from $A000 to $BFFF. The KERNAL ROM, which contains essential system routines, is accessed when the F2 pin 16 goes low, indicating that the microprocessor is addressing memory locations from $E000 to $FFFF.
The CHARACTER GENERATOR ROM, responsible for generating the character set displayed on the screen, is selected when the F3 pin 15 goes low. This ROM is mapped to the address range of $D000 to $DFFF.
In addition to ROM selection, the expansion port serves as an interface for additional peripherals and cartridges, extending the microprocessor's address, data, and control bus. The ROML and ROMH outputs from the PLA are critical in decoding the address ranges for the ROMs. ROML is responsible for addresses $8000 to $9FFF, while ROMH handles addresses $E000 to $FFFF, facilitating the selection of cartridges inserted into the expansion port.
Furthermore, I/O operations are managed through the U15 component. The I/O 1 input from U15 decodes addresses within the range of $DE00 to $DEFF, while the I/O 2 output from U15 decodes addresses from $DF00 to $DFFF. This structure allows for effective communication between the microprocessor and various I/O devices, ensuring that the system operates efficiently and effectively. The design and functionality of the PLA and associated components are integral to the overall performance and capability of the electronic system.The output F1 pin 17 of the PLA U17 goes "low" when the BASIC ROM is selected. The KERNAL ROM resides at locations $E000 - $FFFF. The output F2 pin 16 of the PLA U17 goes "low" when the KERNAL ROM is selected. The CHARACTER GENERATOR ROM resides at locations $D000 - $DFFF. The output F3 pin 15 of the P LA U17 goes "low" when the Character Generator ROM is selected. The expansion port is an extension of the microprocessor address, data, and control bus. ROML decodes addresses $8000 - $9FFF, and ROMH decodes addresses $E000 - $FFFF. These are outputs from the PLA used to select the catridge inserted in the expansion port. I/O 1 input from U15 decodes addresses $DE00 - $DEFF. I/O 2 output from U15 decodes addresses $DF00 - $DFFF.
The AmG©lie project
The ROM is mapped at address &F000, which in binary is %1111 0000 0000 0000. This indicates that when accessing the ROM, the address lines A12, A13, A14, and A15 will always be high. Consequently, the I/O device selections will...
Commodore 64 MOS6581 SID Based Synth / Sequencer
This is an old project from approximately three years ago. It was initiated when I was eight years old, after my father purchased a Commodore 64 for me twenty-eight years ago, and the excitement of that moment remains vivid.
The project...
computer c64
A block diagram of the Commodore 64 internal power supply, illustrating how the +12V, +9V, and TOD clock signals are generated from the 9V AC input. This diagram is sourced from the SAMS C64 Troubleshooting Guide. The Commodore 64 schematic...
Commodore 64 Cassette Interface
U7 is a 6510 microprocessor. One of the features of the 6510 is a built-in parallel I/O port (P0-P5). Pins P3 to P5 control most of the cassette interface circuitry. The P3 pin of U7 outputs the write data signal...
Commodore 64 Keyboard Joystick & Paddle Interfaces
U1 is a Complex Interface Adapter (CIA). Both parallel ports are utilized to decode the keyswitches on the keyboard. Parallel port A signals (PA0 - PA7) function as outputs, while parallel port B signals (PB0 - PB7) serve as inputs....
Expansion - C64 to 256kB
The inputs of the 74LS153 chip were mixed, which caused the address block decoding to fail. Currently, there are two Commodore 64 units (one owned by the author and another by Pekka Pessi) where this expansion has been implemented, as...
commodore 64c
All modifications were sourced through the Mssiah forum, with appreciation extended to all contributors. Credit has been given to those responsible, and photographs of the build have been included for reference. RCA connections are soldered to the ground and the...